Abstract-One of the most important aspects for the proper operation of the single-phase grid-tied power-conditioning systems is the synchronization with the utility grid. Among various synchronization techniques, phase locked loop (PLL)-based algorithms have found a lot of interest for the advantages they present. Typically, the single-phase PLLs use a sinusoidal multiplier as the phase detector (PD). These PLLs are generally referred to as the power-based PLL (pPLL). In this paper, the drawbacks associated with the pPLL technique (i.e., the sensitivity to the grid voltage variations, and the double-frequency oscillations that appear in the estimated phase/frequency) are discussed in detail, and some of the previously reported solutions are examined. Then, to overcome these drawbacks, a simple and effective technique, called the double-frequency and amplitude compensation (DFAC) method is proposed. The effectiveness of the proposed method is evaluated through a detailed mathematical analysis. A systematic design method to fine-tune the PLL parameters is then suggested, which guarantees a fast transient response, a high disturbance rejection capability, and a robust performance. Finally, the simulation and experimental results are presented, which highlight the effectiveness of the proposed PLL.
I. INTRODUCTION
T HE phase-angle and frequency of the utility grid are vital information for most single-phase grid-tied powerconditioning systems, such as active power filters [1] , dynamic voltage restorers [2] , [3] , flexible ac transmission systems S. Golestan is with the Department of Electrical Engineering, Abadan Branch, Islamic Azad University, Abadan 63178-36531, Iran (e-mail: s.golestan@ieee.org).
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Digital Object Identifier 10.1109/TPEL.2012.2183894 (FACTS) [4] - [6] , uninterruptible power supplies (UPS) [7] , and distributed power generation and storage systems [8] .
To estimate the frequency and phase-angle of the singlephase signals various methods have been proposed in the literature [4] - [25] . Among these techniques, the phase locked loop (PLL)-based algorithms are the most widely accepted ones, due to their simplicity, robustness, and effectiveness [4] - [20] . Focusing on grid-connected power converter applications, a PLL is a closed-loop feedback control system, which synchronizes its output signal in frequency, as well as in phase, with the grid voltage fundamental component. In spite of their differences, all PLL techniques are composed of three basic parts, namely: 1) phase detector (PD), 2) loop filter (LF), and 3) voltage-controlled oscillator, as illustrated in Fig. 1 .
The main difference among different PLLs usually lies in how the PD block is implemented. Typically, the single-phase PLLs use a sinusoidal multiplier as the PD. These PLLs are generally referred to as the power-based PLL (pPLL). In the following section, the drawbacks associated with the pPLL technique (i.e., the sensitivity to the grid voltage variations, and the double-frequency oscillations that appear in the estimated phase/frequency) are discussed in detail, and some of the previously reported solutions are examined. Then, to overcome these drawbacks, a simple and effective technique, called the doublefrequency and amplitude compensation (DFAC) method is proposed. Through a detailed mathematical analysis it is shown that the proposed DFAC method successfully compensates for the undesired double-frequency oscillations, as well as the input voltage amplitude variations, while keeping a fast dynamic response and robust performance for the PLL. It is worth remarking that, for three-phase PLLs, tackling the generation of the low-order oscillations in the estimated phase/frequency has been well addressed [26] , [27] .
An accurate tuning of the PLL parameters requires considering several factors such as the stability margin, the disturbance rejection ability, and the transient response to the phase-jump and frequency variation. Some suggestions to design the PLL parameters have been presented in the literature [7] , [10] - [13] , [28] , [29] . In this paper, a systematic design procedure to finetune the PLL parameters is proposed. The suggested approach guarantees a fast transient response, a high disturbance rejection capability, and a robust performance.
This paper is organized as follows. Section II provides a brief review of the pPLL topology. The main drawbacks of the pPLL, and previously reported solutions are also discussed in this section. The proposed PD is presented in Section III. The small-signal modeling of the proposed PLL, here, referred to as DFAC-pPLL, and the stability analysis are addressed in Section IV. The proposed systematic design method is discussed in Section V. The simulation and experimental results are presented in Section VI. Finally, Section VII concludes this paper.
II. BACKGROUND
The basic scheme of the single-phase pPLL is depicted in Fig. 2 [7] . Throughout this section and the following section, for the sake of simplicity, the input voltage v i is assumed to be a pure sine wave, i.e. v i = V cosθ, where V and θ (=ωt + φ) are the input voltage amplitude and angle, respectively. ω f f is the nominal value of the frequency ω, and φ is the phase-angle. The superscript " ∧ " denotes the estimated quantities. The pPLL, as seen, uses a sinusoidal multiplier followed by a low-pass filter (LPF) for the PD. Note that the PD block tries to emulate an active power calculation unit. If the PD block output signal (i.e.,p) is zero, then the input voltage v i and the fictitious current i s will be in quadrature relative to each other [7] . In this case, the estimated value of the voltage angleθ is equal to the real value θ.
Based on Fig. 2 , the fictitious power p can be expressed as
Applying the product-to-sum trigonometric identity, yields
Supposing a small difference between θ andθ, (2) can be divided into two parts: a small dc term that has the information on the phase difference, and a high-amplitude double-frequency [12] . disturbance term that must be filtered out to keep up the phase jittering within an acceptable range [30] .
To cancel out the undesired double-frequency component from the fictitious power p, one can use either a first-(or second-) order LPF with a low cutoff frequency or a high-order LPF with a higher cutoff frequency. In addition to stability problems, using a high-order LPF imposes a high computational load on the control system [31] . On the other hand, using a low-order LPF with a low cutoff frequency, significantly degrades the transient performance of the PLL. Another approach is to use a notch filter tuned at twice the input voltage fundamental frequency. Because of the grid frequency variations, the notch filter should be adaptive, which increases the system cost and complexity.
Some improvements to the pPLL have been suggested in [16] , [17] . In these techniques, referred to as orthogonal signal generation (OSG)-based techniques, the fundamental component of the input voltage is shifted by 90
• to generate a fictitious phase signal, thus making it possible to represent the singlephase system as a pseudo two-phase (αβ) system. Applying the well-known park (αβ −→ dq) transformation to the two phase (αβ) system, yields the phase error information without generating the undesired double-frequency component. It should be noticed that the main difference among different OSG-based techniques lies in how the fictitious orthogonal signal is generated. In spite of their differences, all OSG-based techniques suffer from some common drawbacks, such as high sensitivity to the grid frequency variations, and relatively high complexity [18] .
The most recent improvement to the pPLL is that proposed by Thacker et al. [12] . In their method, a unity value for the input voltage amplitude is assumed that is realized by a peak voltage detection (PVD) scheme at the input of the PLL. Under this assumption, and in phase/frequency-locked conditions (i.e., θ ∼ = θ), the unwanted double-frequency component is filtered out by subtracting a product term (i.e., sinθcosθ) from the fictitious power p, as shown in Fig. 3 . Although this PLL exhibits some improvements over the pPLL technique, it suffers from a major drawback; regardless of the cost and the complexity imposed by the PVD, the exact and fast estimation of the input voltage amplitude may not always be possible. In this case, the PLL performance is significantly degraded.
The dependence of the PLL stability and dynamic performance on the input voltage amplitude is other drawback of the pPLL. It is shown that the voltage amplitude V contributes as a gain in the forward path of the PLL small-signal model [32] . Thus, under the voltage sag condition, which is commonly associated with the phase-angle jump [33] , [34] , the PLL transient response is significantly degraded. In this situation, the PLL may also become unstable, if the phase margin is too low [35] . These drawbacks can be eliminated in part by compensating the PLL input signal with an amplitude estimation scheme, as reported in [4] , [5] , [12] , and [14] , but at the expense of higher complexity and cost.
To filter out the undesired steady-state double-frequency oscillations without degrading the stability and the transient performance of the PLL and, at the same time, to compensate for the input voltage amplitude variations, an effective method, called the DFAC method, is presented in the next section. 
III. PROPOSED DFAC METHOD
Considering θ e = θ −θ, and after some simple mathematical manipulations, (4) and (5) can be rewritten as
Expanding the second terms on the right-hand side of (6) and (7), yields
For a small angle difference θ e , the first terms on the righthand side of (8) and (9) (i.e., V cos(θ e ), and V sin(θ e ), respectively) are almost dc components. It is also clear from (8) and (9) that the amplitudes of the double-frequency components depend on these dc components. Thus, the perfect cancellation of the undesired double-frequency components can be easily achieved by injecting double-frequency signals with the same amplitude but an opposite angle into v d and v q , as shown in Fig. 5 .
The proposed DFAC strategy consists of two main parts: a double-frequency cancellation block, and an amplitude com- pensation block. The LPF block is considered as a first-order LPF as follows:
where ω p is the cutoff frequency of the LPF.
A. Mathematical Analysis
To analyze the performance of the proposed DFAC method, the mathematical expressions forv d andv q are derived.
From Fig. 5 , in the Laplace domain, we havē
where, denotes the Laplace operator. Multiplying both sides of (11) and (12) by (s + ω p ), and rearranging them, gives
Transforming (13) and (14) into the time domain, and rearranging the results into the matrix form, yields
Substituting (8) and (9) into (15), and making some rearrangements, gives
Based on (16), the state-space description of the DFAC block can be derived, as follows:
where
The state-space equation (17), describes a linear time-variant (LTV) system with two inputs and two outputs, which its solution takes a lot of time and space, and needs enormous patience. To simplify the solution, it is assumed that ω ∼ =ω. Hereby, the angle difference θ e becomes approximately equal to the phase difference φ −φ. Under this condition, and considering the inputs [i.e., V cos(θ e ), and V sin(θ e )] as step functions, the expressions forv d (t) andv q (t) can be derived as (19) where
, and
From (18) and (19) , it can be seen that the fluctuating terms decay to zero with a time constant of 1/ ω p , andv d (t) andv q (t) converge to V cos(θ e ) and V sin(θ e ), respectively. These results are clearly illustrated in Fig. 6 for three different values of the cutoff frequency ω p , i.e., ω p = 10 Hz (solid line), ω p = 30 Hz (dashed line), and ω p = 60 Hz (dotted line), and for φ =φ = π/6 rad, ω =ω = 120π rad/s, and V = 100 V. As expected, using the proposed DFAC method, the perfect cancellation of the double-frequency components is achieved.
On the other hand, the negative effect of the input voltage amplitude variations on the PLL stability and transient performance is damped by calculating the input voltage amplitude, as follows, and then dividingv q by the estimated amplitudeV (see Fig. 5 
To avoid instability problems, the estimated amplitudeV is limited by a saturation block. The upper and lower limits should be set according to the allowable range of the input voltage amplitude variations. In this paper, the lower and upper limits are set to 0.2 and 1.5 pu, respectively. Note that the second term on the right-hand side of (22), and the amplitude V are both compensated by the function of the DFAC block in the steady state. Hence, for a small angle difference θ e , the PD output signal, i.e., v e , can be approximated in the Laplace domain as
IV. SMALL-SIGNAL MODEL AND STABILITY ANALYSIS
where, D(s) is the Laplace transform of the harmonic function g (2ω, 4ω, 6ω, . . .) divided by V . Based on the previous discussion, the small-signal model of the DFAC-pPLL can be obtained, as shown in Fig. 8 , where k p and k i are the proportional and integral gains, respectively. Note that D(s) appears as a disturbance input to the PLL small-signal model.
From Fig. 8 , the closed-loop transfer function of the system can be obtained asθ
and τ p = 1/ω p . The system stability is guaranteed, if the closed-loop poles, which are the roots of the characteristic equation (26) , have negative real parts
Applying the Routh-Hurwitz stability test to (26) , gives the following range of parameters to keep the system stable 0 < k i < k p ω p (27) Note that, in addition to the stability condition (27) , the PLL open-loop bandwidth must be sufficiently smaller than 2ω, to ensure a robust tracking performance. This constraint is due to the notch filter-like behavior of the DFAC structure at 2ω.
V. DESIGN GUIDELINES
The aim of this section is to design the PLL parameters (i.e., k p , k i , and ω p ) such that the system stability is guaranteed, and at the same time, a proper transient performance, and a high disturbance rejection capability is achieved. Some suggestions to improve the ride-through capability of the PLL is also presented in this section.
A. Stability
The main focus in this section is to establish a design criterion, based on the extended symmetrical optimum method [36] , so that the maximum possible stability margin for the PLL is achieved.
Considering k i /k p = ω z , the open-loop transfer function of the DFAC-pPLL can be derived as
From (28), the phase margin (PM) can be obtained as
where, ω c is the crossover frequency, and is given by
Differentiating (29) with respect to the crossover frequency ω c , i.e., ∂(PM)/∂(ω c ), and equating the result to zero, yields
Substituting (31) into (30), gives ω c = k p (32) which means that the PM is maximized when the proportional gain k p is equal to the crossover frequency ω c . From (31) , and assuming ω p = k 2 ω z , where k is a constant value, we get
Substituting (33) into (29), PM can be rewritten as Fig. 9 displays the phase margin versus factor k. As shown, the higher the factor k is, the higher is the phase margin.
Recommended value for a proper phase margin is [37]
To meet this, we need
B. Transient Performance
Here, we are going to optimize the PLL transient performance through minimizing its settling time for both phase and frequency jumps. Substituting (32) and (33) into (28), the open-loop transfer function G ol can be rewritten as
The transfer function (37) has two poles at the origin (i.e., type-2 system). Thus, the zero steady-state error is guaranteed for both phase jump (step input) and frequency jump (ramp input) [28] .
From Fig. 8 , the error transfer function, i.e., θ e (s)/θ(s), can be derived as
Substituting (37) into (38) , yields
Considering ζ = (k − 1)/2, and ω c = ω n , (39) can be rewritten as
The inverse Laplace transform of θ e (s) = G e (s)θ(s), for step and ramp inputs, yield the time-domain tracking errors for phase θ Δ φ e (t) and frequency θ Δ ω e (t) jumps, respectively, given as shown (41) and (42) at the bottom of this page. From (41) and (42), it is clear that by increasing the natural frequency ω n , the PLL transient behavior (for both phase and frequency jumps) can be improved. Hence, ω n should be chosen as high as possible to achieve a fast transient response. Evidently, a high value of ω n , degrades the PLL disturbance rejection capability, thus one has to find a satisfactory tradeoff.
Using Bode diagrams, it can be shown quite simply that, for a given value of ω n , and for 1.732 < k < 3.732 (i.e., 0.366 < ζ < 1.366), the damping factor ζ has relatively little effect on the disturbance rejection capability of the PLL. Hence, ω n should be selected according to the disturbance rejection requirements of the PLL, and ζ should be chosen to meet the required transient response and the stability margin of the PLL. Fig. 10 illustrates the DFAC-pPLL simulated settling-time (which has been normalized by a factor ω n ) versus the damping factor ζ, for both phase jump (black line) and frequency jump (gray line). As shown, for ζ < 1, θ Δ φ e (phase jump) and θ Δ ω e (frequency jump) both have almost the same settling times. However, for ζ > 1, the longer settling time can be observed for θ Δ ω e . The minimum settling time for both θ Δ φ e and θ
Δ ω e appears around ζ = 0.7, as highlighted in Fig 10. Thus, ζ = 0.7 is selected as the optimum value of the damping factor.
It is evident from (34) that the phase margin is only dependent on the factor k (and hence ζ). Thus, it is necessary to analyze the PLL stability for the selected value of the damping factor ζ. Substituting ζ = 0.7 (which is corresponding to k = 2.4) into (34), yields
which guarantees the PLL stability.
C. Disturbance Rejection
As mentioned earlier, the input voltage harmonics (i.e., the odd harmonics as 3rd, 5th, 7th, etc.) appear as disturbance inputs (i.e., the even harmonics as 2nd, 4th, 6th, etc.) to the PLL linearized model. Thus, it is necessary to provide a sufficient attenuation at the concerned frequencies.
From Fig. 8 , the disturbance transfer function relating the estimated angleθ to the disturbance input D(s) can be derived as Fig. 11 illustrates the Bode plot of the transfer function (44) for three different values of the natural frequency ω n , namely, ω n = 5 Hz (solid line), ω n = 15 Hz (dashed line), and ω n = 30 Hz (dotted line), and for ζ = 0.7. As shown, the transfer function (44) exhibits a low-pass filtering behavior. The lower the natural frequency is, the higher is the attenuation at the disturbance frequencies, and hence, the better is the filtering property.
Providing a sufficient attenuation at twice the input voltage fundamental frequency (i.e., 2ω), guarantees the high disturbance rejection capability. Fig .12 displays the PLL attenuation at 2ω versus the natural frequency ω n . The proper attenuation (which depends on the application where the PLL is used) is selected to be −20 dB in this paper, yielding the natural frequency ω n (and hence the crossover frequency ω c ) equals to 24.71 Hz. 
D. Ride Through
Another important feature of a PLL for grid-connected power conditioning systems is the ride-through capability, meaning that, the PLL has to remain synchronized with the grid voltage during the abnormal conditions such as the severe voltage sags.
Voltage sags are the most common power quality disturbances in the utility grid [39] . They are transitory in nature, and mainly caused by switching of large loads, energizing of transformers, connection of large induction motors, and short-circuit faults. When a voltage sag occurs, thanks to the action of the amplitude compensation block, a fast estimation (about one cycle of the fundamental frequency, as shown in Fig. 13 ) of the input voltage amplitude is achieved, making the proposed DFAC-pPLL insensitive to the grid voltage amplitude variations during the steady-state condition.
In the case of line outages, or when the grid faults cause the input voltage amplitude reduces to almost zero, the PLL may not be able to work properly. The reason is that, even under such conditions, the loop filter tries to track the reference signal. To assure the ride-through capability, the structure shown in Fig. 14 is recommended [7] , [40] . Here, the grid voltage is continuously monitored by a line quality algorithm, which can be a voltage amplitude monitoring algorithm in its simplest form. Once an unacceptable grid condition is detected, the loop filter is disconnected from the PD so that the output signal of the PLL remains on its nominal condition. Obviously, the threshold values for detecting the unacceptable grid condition depend on the application where the PLL is used, and can be chosen in accordance with the standards EN 50160 [38] , IEEE 1547. 1-2005 [41] , UL 1741 [42] , and IEC 61727 [43] , or the national grid codes.
VI. PERFORMANCE EVALUATION
In the following, the performance of the proposed DFACpPLL has been evaluated through extensive simulations in MATLAB/Simulink environment, and experiments based on a TMS320F28335 floating-point 150-MHz digital signal controller from Texas Instruments. The sampling frequency has been fixed to 10 kHz, and the nominal frequency has been set to 60 Hz. To generate the desired input voltage in experimental verifications, a programmable ac voltage source has been utilized. 
A. Phase Jump
Figs. 15 and 16 depict the simulation and experimental results, respectively, when a phase jump of 40
• occurs in the input voltage. It can be seen that the phase error decays to zero in about 40 ms (i.e. less than 2.5 cycles), and the overshoot is limited to 15
• . Notice that the simulation and experimental results are in perfect agreement.
B. Frequency Jump
Figs. 17 and 18 illustrate the simulation and experimental results, respectively, when the input voltage undergoes a frequency jump of 5 Hz. As shown, the estimated frequency is locked to the real one in about 40 ms (i.e., less than 2.5 cycles). The phase-error peak is about 10
• in this condition. 
C. Voltage Sag
Figs. 19 and 20 show the simulation and experimental results, respectively, when the input voltage undergoes a voltage sag of 30%. As shown, the phase-error settling time is less than oneand-a-half cycles. During the transient, the peak-to-peak value of the phase error is limited to 4
• .
D. Harmonic Distortion
Figs. 21 and 22 illustrate the simulation and experimental results, respectively, when 15% third-harmonic component is injected into the input voltage. As shown, the harmonic distortion causes a peak-to-peak phase-error of about 1.7
• in the steady state. It is worth mentioning that this error can be further reduced by selecting a lower crossover frequency ω c (and hence higher attenuation at the disturbance frequencies), but at the expense of degrading the transient behavior of the PLL.
E. Noise Immunity
The degree of the noise immunity of the DFAC-pPLL is investigated in this section. For this reason, the voltage v i is contaminated by a zero-mean white Gaussian noise of variance 0.05. Considering a unity value for the input signal amplitude, the signal-to-noise ratio (SNR) at the input terminal is [44] SNR in = 10 log V 2 2σ 2 = 10 dB
where σ 2 is the noise variance. Fig. 23(a) illustrates the noise-corrupted input signal (dark line) and output signal (light line) of the PLL. It can be seen that the proposed PLL yields high degree of noise immunity. The output noise is about one-tenth of the input noise [see Fig. 23(b) ]. Table I provides a comparison between the results obtained from the DFAC-pPLL, and the ones obtained from pPLL, park-PLL, and Enhanced PLL (EPLL). The parameters of these three PLLs (i.e. pPLL, prak-PLL, and EPLL) are set equal to the values suggested in [7] , yielding almost the same bandwidth for the EPLL (40 Hz), and the park-PLL (45 Hz) as compared to the DFAC-pPLL (42 Hz). The pPLL bandwidth is much lower (about 24 Hz), which is unavoidable, due the the high attenuation required at twice the input voltage fundamental frequency. The results shown in Table I highlight the promising performance of the proposed DFAC-pPLL. 
F. Comparison

VII. CONCLUSION
To overcome the drawbacks associated with the pPLL, a simple and effective method, called DFAC method, was proposed in this paper. Through a detailed mathematical analysis it was shown that the suggested method successfully compensates for the undesired double-frequency oscillations, as well as the input voltage amplitude variations, while keeping a fast dynamic response and robust performance for the PLL. A systematic design procedure to fine-tune the PLL parameters was then proposed, which guarantees a fast transient response, a high disturbance rejection capability, and a robust performance. To confirm the promising performance of the DFAC-pPLL, extensive simulation and experimental verifications were provided.
